FREQUENCY DIVISION CIRCUIT, METHOD OF CONTROLLING FREQUENCY DIVISION CIRCUIT, AND ANALOG ELECTRONIC CLOCK

BACKGROUND OF THE INVENTION

FIELD OF THE INVENTION

The present invention relates to a frequency division circuit, a method of controlling the frequency division circuit, and an analog electronic clock.

BACKGROUND ART

A frequency division circuit that is used for an analog electronic clock includes a monitor terminal from which an output signal of an upper stage frequency division circuit is output, in an intermediate portion of a frequency division stage, in order to measure the accuracy of a crystal vibrator. In addition, in order to perform a test (acceleration test) of a lower stage frequency division circuit, a signal from the outside is input to the lower stage frequency division circuit through the monitor terminal (refer to Fig. 8).

However, since a signal is input to and output from the same monitor terminal, if noise such as static electricity is input to the monitor terminal from the outside, an operation of the lower stage frequency division circuit is disturbed, and a phenomenon occurs in which time varies or an operation is not performed.

In order to solve the problem, a method in which an input and output function of the monitor terminal is switched by using a signal from another input terminal as a control signal has been disclosed (refer to JP-A-2007-114031).

SUMMARY OF THE INVENTION

However, in this method, a control terminal SELECT has to be provided as a new input terminal (Refer to Fig. 9). An input terminal of an IC requires not only a pad portion, but also a diode for input protection or a resistor for limiting a current, and an area which is occupied by one terminal affects the entire area of the IC.

In addition, there is a problem in which, although the monitor terminal is used as an output terminal by a newly provided control terminal, if noise such as static electricity is input to the control terminal, the monitor terminal functions as an input terminal, and an operation of the frequency division circuit is by noise such as static electricity.

In order to solve the above-described problem, the present invention provides a frequency division circuit which can prevent an abnormal operation.

According to the present invention, a frequency division circuit includes a first frequency division circuit which divides a frequency of a reference signal that is generated by an oscillation circuit; an input and output terminal from which an output signal of the first frequency division circuit is output to the outside; a selection circuit which outputs one of a first intermediate signal that is one of a signal which is output to the input and output terminal and a signal which is input from the input and output terminal, and a second intermediate signal that is an output signal of the first frequency division circuit, as an intermediate signal; a second frequency division circuit which divides a frequency of the intermediate signal; and a switching time count circuit which counts a predetermined amount of time after startup of the frequency division circuit, and switches the intermediate signal that is output from the selection circuit from the first intermediate signal to the second intermediate signal, after the predetermined amount of time passes.

In addition, in the frequency division circuit according to the present invention, the second frequency division circuit includes a frequency divider group in which multiple frequency dividers are connected in series, each dividing a frequency of an input signal in half to output as an output signal, and the switching time count circuit counts the predetermined amount of time, based on an output signal of one of the frequency dividers of the frequency divider group.

In addition, in the frequency division circuit according to the present invention, a frequency of a signal, which is the first intermediate signal and is input from the input and output terminal, is higher than a frequency of the second intermediate signal.

According to the present invention, a method of controlling a frequency division circuit including a first frequency division circuit which divides a frequency of a reference signal that is generated by an oscillation circuit; an input and output terminal from which an output signal of the first frequency division circuit is output to the outside; a selection circuit which outputs one of a first intermediate signal that is one of a signal which is output to the input and output terminal and a signal which is input from the input and output terminal, and a second intermediate signal that is an output signal of the first frequency division circuit, as an intermediate signal; a second frequency division circuit which divides a frequency of the intermediate signal; and a switching time count circuit includes causing the switching time count circuit to count a predetermined amount of time after startup of the frequency division circuit; and causing the switching time count circuit to switch the intermediate signal that is output from the selection circuit from the first intermediate signal to the second intermediate signal, after the predetermined amount of time passes.

According to the present invention, an analog electronic clock includes a stepping motor which rotates hands of a clock; a stepping motor drive circuit which outputs a motor drive pulse to the stepping motor; and a control circuit which causes the motor drive pulse synchronous to a frequency division signal that is output from the frequency division circuit to output from the stepping motor drive circuit.

According to the present invention, an output signal of a first frequency division circuit is divided into two signals. One signal is output to the outside through the monitor terminal (input and output terminal) as an output signal, and is set to a first intermediate signal which accelerates an operation of a second frequency division circuit after the intermediate signal, in response to a signal which is input to the monitor terminal from the outside. The other signal is set to a second intermediate signal, and the selection circuit that selects which one of the first intermediate signal and the second intermediate signal is input to the second frequency division circuit after the intermediate signal, is provided. The switching time count circuit counts a predetermined amount of time after startup of the frequency division circuit, and switches the intermediate signal which is output from the selection circuit from the first intermediate signal to the second intermediate signal, after the predetermined amount of time passes. The second intermediate signal is not affected by noise such as static electricity from the monitor terminal unlike the first intermediate signal. Hence, according to the present invention, it is possible to provide a frequency division circuit which can prevent an abnormal operation.

BRIEF DESCRIPTION OF THE DRAWINGS

Fig. 1 is a block diagram illustrating a configuration of an analog electronic clock according to the present embodiment.

Fig. 2 is a diagram illustrating an example of a circuit diagram of a selection circuit.

Fig. 3 is a diagram illustrating another example of the circuit diagram of the selection circuit.

Fig. 4 is a timing chart illustrating an operation of outputting a frequency division signal by dividing a signal of 128 Hz which is input to a lower stage frequency division circuit.

Fig. 5 is a timing chart illustrating an operation of outputting a frequency division signal by dividing a signal of 32768 Hz which is input to the lower stage frequency division circuit.

Fig. 6 is a flow chart illustrating a control operation of a switching time count circuit according to the present embodiment.

Fig. 7 is a timing chart illustrating a control operation of the switching time count circuit in a case in which an accelerated oscillation signal is input from a monitor terminal during switching time.

Fig. 8 is a block diagram illustrating a configuration of an analog electronic clock of the related art.

Fig. 9 is a block diagram illustrating a configuration of an analog electronic clock of the related art.

DETAILED DESCRIPTION OF THE INVENTION

Hereinafter, an embodiment according to the present embodiment will be described with reference to the drawings.

First Embodiment

Fig. 1 is a block diagram illustrating a configuration of an analog electronic clock according to the present embodiment.

As illustrated in Fig. 1, an analog electronic clock 10 includes an oscillation circuit 11, a frequency division circuit 12, a control circuit 13, and a stepping motor drive circuit 14.

The oscillation circuit 11 includes a crystal vibrator, and generates a reference signal. The reference signal has a frequency of 32768 Hz in the present embodiment.

The frequency division circuit 12 divides the reference signal which is output from the oscillation circuit 11, and outputs a frequency division signal to the control circuit 13.

The control circuit 13 outputs a monitor drive pulse synchronous to the frequency division signal which is output from the frequency division circuit 12 to the stepping motor drive circuit 14.

The stepping motor drive circuit 14 outputs the motor drive pulse to a stepping motor which rotatably drives hands of the analog electronic clock 10.

The frequency division circuit 12 includes an upper stage frequency division circuit 21, a buffer circuit 22, a buffer circuit 23, a selection circuit 24, a lower stage frequency division circuit 25, and a switching time count circuit 26.

In the present embodiment, the upper stage frequency division circuit 21 includes a frequency divider group in which eight frequency dividers are connected in series, each dividing a frequency of an input signal in half. The upper stage frequency division circuit 21 divides a reference signal which is output from the oscillation circuit 11, and outputs an intermediate signal 2 (second intermediate signal) of 128 Hz to the selection circuit 24. The intermediate signal 2 may be referred to as Q128 in the present embodiment.

The buffer circuit 22 performs waveform shaping of Q128, and outputs Q128 to a monitor terminal (input and output terminal).

The buffer circuit 23 outputs an intermediate signal 1 (first intermediate signal) which is one of a signal output from the monitor terminal and a signal input to the monitor signal, to the selection circuit 24.

The selection circuit 24 outputs one of a signal a (intermediate signal 1) and a signal b (intermediate signal 2) to the lower stage frequency division circuit 25 as a signal d (intermediate signal), based on a signal c (selection control signal) which is input from the switching time count circuit 26.

Here, a circuit configuration of the selection circuit 24 will be described with reference to Figs. 2 and 3.

Fig. 2 is a diagram illustrating an example of a circuit diagram of the selection circuit 24. The selection circuit 24 is configured by a circuit 201 and a circuit 202. The circuit 201 outputs the signal a (intermediate signal 1) as the signal d (intermediate signal), when the signal c (selection control signal) is in a low level (L). The circuit 202 outputs the signal b (intermediate signal 2) as the signal d, when the signal c is in a high level (H).

That is, the selection circuit 24 outputs one of the intermediate signal 1 and the intermediate signal 2 to the lower stage frequency division circuit 25 as an intermediate signal, based on the selection control signal which is input from the switching time count circuit 26.

Fig. 3 is a diagram illustrating another example of the circuit diagram of the selection circuit 24. The selection circuit 24 is configured by a circuit 211 and a circuit 212. The circuit 211 is an inverter circuit, and outputs a signal in an H level, when the signal c is in an L level. In addition, the circuit 211 outputs a signal in an L level, when the signal c is in an H level. The circuit 212 outputs the signal a as the signal d, when an output of the circuit 211 is in an H level. The circuit 212 outputs the signal b as the signal d, when the output of the circuit 211 is in an L level.

That is, the selection circuit 24 outputs one of the intermediate signal 1 and the intermediate signal 2 to the lower stage frequency division circuit 25 as an intermediate signal, based on the selection control signal which is input from the switching time count circuit 26.

Returning to Fig. 1, in the present embodiment, the lower stage frequency division circuit 25 includes a frequency divider group in which seven frequency dividers are connected in series, each dividing a frequency of an input signal in half.

Here, a case in which a frequency division signal is generated from the intermediate signal 1 that is one of a signal output from the monitor terminal and a signal input to monitor terminal will be described with reference to Figs. 4 and 5. The signal which is output from the monitor terminal is Q128 (signal of 128 Hz) whose waveform is shaped by the buffer circuit 22. Meanwhile, the signal input to the monitor terminal is a signal of 32768 Hz which is input to the monitor terminal from an oscillation source.

Fig. 4 is a timing chart illustrating an operation of outputting a frequency division signal by dividing a signal of 128 Hz which is input to the lower stage frequency division circuit 25. In Fig. 4, Q64 is an output signal of a first stage of multiple frequency dividers, which are connected in series, of a frequency divider group in the lower stage frequency division circuit 25. Hereinafter, Q32, Q16, Q8, Q4, Q2, and Q1 are respectively output signals of a second stage, a third stage, a fourth stage, a fifth stage, a sixth stage, and a seventh stage of the frequency dividers of the frequency divider group.

The upper stage frequency division circuit 21 divides the output signal (32768 Hz) of the oscillation circuit 11, and outputs the divided output signal from the monitor terminal through the buffer circuit 22 as Q128 (signal of 128 Hz).

Q128 output from the monitor terminal is used for measuring accuracy of a crystal vibrator. In addition, Q128 output from the monitor terminal is input to the lower stage frequency division circuit 25 through the buffer circuit 23, and is divided into Q64=64 Hz, Q32=32 Hz, Q16=16 Hz, Q8=8 Hz, Q4=4 Hz, and Q2=2 Hz, and divided to Q1=1 Hz (1 sec) which is a frequency division signal. The signal may be divided to a signal lower than or equal to 1 Hz, according to apparatuses.

Here, in order to move a second hand of the clock in an interval of 1 sec, it is necessary that the control circuit 13 outputs a motor drive pulse to a stepping motor from the stepping motor drive circuit 14 in synchronization with the frequency division signal of 1 sec described above, thereby driving a motor of the analog electronic clock 10.

However, in a manufacturing process of the clock, it is necessary to inspect whether or not the motor drive pulse is correctly output in the interval of 1 sec as described above, and actual operation time can be inspected only after one second passes because the interval is one second. Furthermore, there is a case in which a pulse that is output only in an interval of one second or more, or an operation thereof is inspected. In a manufacturing process, reduction of inspection time affects an increase of the amount of manufacture and greatly affects costs, and thus, it is preferable that the inspection time is reduced.

Hence, if an oscillation source with very small output impedance is connected to the monitor terminal and a signal is input to the monitor terminal, an input signal of the lower stage frequency division circuit 25 becomes not Q128 which is an output of the upper stage frequency division circuit 21, but a signal of the oscillation source which is input the monitor terminal. For example, if a signal which is input to the monitor terminal from an oscillation source is set to a signal of 32768 Hz, a signal with a high frequency of 32768 Hz is input to the lower stage frequency division circuit 25 instead of 128 Hz, and thus, it is possible to perform time acceleration of 32768/128=256 times.

Fig. 5 is a timing chart illustrating an operation of outputting a frequency division signal by dividing the signal of 32768 Hz which is input to the lower stage frequency division circuit 25. In Fig. 5, Q64 is an output signal of a first stage of multiple frequency dividers, which are connected in series, of a frequency divider group in the lower stage frequency division circuit 25. Hereinafter, Q32, Q16, Q8, Q4, Q2, and Q1 are respectively output signals of a second stage, a third stage, a fourth stage, a fifth stage, a sixth stage, and a seventh stage of the frequency dividers of the frequency divider group.

The signal of 32768 Hz which is input to the monitor terminal is input to the lower stage frequency division circuit 25 through the buffer circuit 23, is divided into Q64=16384 Hz, Q32=8192 Hz, Q16=4096 Hz, Q8=2048 Hz, Q4=1024 Hz, and Q2=512 Hz, and is divided to a signal of Q1=256 Hz (3.90625 msec) which is a frequency division signal.

That is, a signal which is Q1=1 Hz in Fig. 4, becomes 256 Hz in Fig. 5, and one second can be reduced to 3.90625 msec.

Thereafter, the selection control signal which is input to the selection circuit 24 is changed from an L level to an H level, and thereby the input signal (intermediate signal 1) from the monitor terminal is stopped, and a signal (intermediate signal 2) of Q128=128 Hz which is a signal from the upper stage frequency division circuit 21 is input to the lower stage frequency division circuit 25. By doing this, it is possible to reduce inspection time by accelerating the intermediate signal 1 using the lower stage frequency division circuit 25 until timing in which the intermediate signal 2 is input to the lower stage frequency division circuit 25, that is, timing in which a monitor drive pulse is output. Hence, it is possible to use the monitor drive pulse as a real time pulse (pulse which drives a motor in each second) after timing in which the intermediate signal 2 is input to the lower stage frequency division circuit 25.

Referring to Fig. 1, the switching time count circuit 26 counts a predetermined amount of time after startup of a frequency division circuit, such as, application of power supply, or reset release of a system, and after a predetermined amount of time passes, the intermediate signal which is output from the selection circuit 24 is switched from the intermediate signal 1 (first intermediate signal) to the intermediate signal 2 (second intermediate signal). The switching time count circuit 26 counts a predetermined amount of time, based on an output signal (referred to as Q1 in the present embodiment) of one of the frequency dividers of the frequency divider group in the lower stage frequency division circuit 25.

Here, a control operation of the switching time count circuit 26 will described with reference to Fig. 6. Fig. 6 is a flow chart illustrating the control operation of the switching time count circuit 26 according to the present embodiment.

In the present embodiment, it is assumed that a selection control signal which is input to the selection circuit 24 is in an L level after startup of a frequency division circuit, such as, application of power supply, or reset release of a system.

In addition, here, a case in which an oscillation source is not connected to a monitor terminal, and an output signal of the upper stage frequency division circuit 21 is output to the monitor terminal, that is, a case in which in input signal of the lower stage frequency division circuit 25 is Q128 will be described.

The oscillation circuit 11 and the frequency division circuit 12 are operated by application of a power supply and reset release of a system.

An intermediate signal which is input to the lower stage frequency division circuit 25 is set as an intermediate signal 1 (step ST1).

The switching time count circuit 26 outputs the selection control signal in an L level to the selection circuit 24.

As a result, the selection circuit 24 selects the intermediate signal 1, and a signal of Q128=128 Hz which is output from the upper stage frequency division circuit 21 is input to the lower stage frequency division circuit 25 through the buffer circuit 22 and the buffer circuit 23.

Subsequently, switching time count processing is performed (step ST2).

The switching time count circuit 26 counts a frequency division output of the lower stage frequency division circuit 25, for example, Q1=1 Hz.

It is determined whether or not the counting reaches switching time (step ST3).

If desired count time (predetermined amount of time) is set to switching time of 10 sec, the switching time count circuit 26 determines whether or not the counting reaches the switching time when the counting is performed up to 10 sec.

If the counting does not reach the switching time, the switching time count circuit 26 returns to step ST2 (step ST3-No). The switching time count circuit 26 continuously outputs the selection control signal in an L level to the selection circuit 24, such that a signal selected by the selection circuit 24 becomes the intermediate signal 1.

Meanwhile, if the counting reaches the switching time, the switching time count circuit 26 proceeds to step ST4 (step ST3-Yes).

An output of the selection circuit is set to the intermediate signal 2 (step ST4).

The switching time count circuit 26 outputs the selection control circuit in an H level to the selection circuit 24.

As a result, the selection circuit 24 selects the intermediate signal 2, and a signal of Q128=128 Hz which is output from the upper stage frequency division circuit 21 is input to the lower stage frequency division circuit 25. That is, if an oscillation signal which is accelerated from the monitor terminal is not input during 10 sec, the intermediate signal is maintained as the signal of Q128=128 Hz, even if the intermediate signal is switched from the intermediate signal 1 to the intermediate signal 2.

A system operation is continued by the intermediate signal 2 (step ST5).

While the oscillation circuit 11 and the frequency division circuit 12 operate, the switching time count circuit 26 continuously outputs the selection control signal in an H level to the selection circuit 24.

While the selection circuit 24 selects the intermediate signal 1, an acceleration input from the monitor terminal can be input to the lower stage frequency division circuit 25 by the above-described operation, but, after the intermediate signal is switched to the intermediate signal 2, the acceleration input from the monitor terminal cannot be input to the lower stage frequency division circuit 25.

In addition, the control operation of the switching time count circuit 26 will be described with reference to Fig. 7. Fig. 7 is a timing chart illustrating the control operation of the switching time count circuit 26 in a case in which an accelerated oscillation signal is input from a monitor terminal during switching time.

Fig. 7 illustrates a case in which an oscillation source with very small output impedance is connected to the monitor terminal, and a signal that is input to the monitor terminal from the oscillation source is set to a signal of 32768 Hz.

The switching time count circuit 26 outputs the selection control signal in an L level to the selection circuit 24.

As a result, the selection circuit 24 selects the intermediate signal 1, and a signal of 32768 Hz which is input from the monitor terminal is input to the lower stage frequency division circuit 25.

The switching time count circuit 26 counts a frequency division output of the lower stage frequency division circuit 25, for example, Q1=256 Hz.

The switching time count circuit 26 determines whether or not counting reaches the switching time when a predetermined amount of time is counted.

If the counting does not reach the switching time, the switching time count circuit 26 continuously outputs the selection control signal in an L level to the selection circuit 24 such that a signal which is selected by the selection circuit 24 becomes the intermediate signal 1.

Meanwhile, if the counting reaches the switching time, the switching time count circuit 26 outputs the selection control signal in an H level to the selection circuit 24.

As a result, the selection circuit 24 selects the intermediate signal 2, and a signal of Q128=128 Hz which is output from the upper stage frequency division circuit 21 is input to the lower stage frequency division circuit 25. That is, even if an oscillation signal which is accelerated from the monitor terminal is input during the switching time, the intermediate signal is switched from the intermediate signal 1 to the intermediate signal 2 thereby becoming the signal of Q128=128 Hz.

While the oscillation circuit 11 and the frequency division circuit 12 operate, the switching time count circuit 26 continuously outputs the selection control signal in an H level to the selection circuit 24.

While the selection circuit 24 selects the intermediate signal 1, an acceleration input from the monitor terminal can be input to the lower stage frequency division circuit 25 by the above-described operation, but, after the intermediate signal is switched to the intermediate signal 2, the acceleration input from the monitor terminal cannot be input to the lower stage frequency division circuit 25.

In Fig. 7, a signal of Q1=256 Hz is output as a frequency division signal until the switching time is counted up (selection control signal is changed from an L level to an H level). However, in fact, in order to test a case in which real time pulse (pulse for driving a motor in each one second) is used as a motor drive pulse, a frequency of an output signal of the oscillation source connected to the monitor terminal is decreased shortly before the switching time is counted up, and thus the frequency division signal becomes a signal close to Q1=1 Hz.

As described above, according to the present invention, the output signal of the upper stage frequency division circuit 21 (first frequency division circuit) is divided into two signals. One signal is output to the outside through the monitor terminal as an output signal, and is set to the intermediate signal 1 (first intermediate signal) which accelerates an operation of the lower stage frequency division circuit 25 (second frequency division circuit) after the intermediate signal, in response to a signal which is input to the monitor terminal from the outside. The other signal is set to the intermediate signal 2 (second intermediate signal), and the selection circuit 24 that selects which one of the intermediate signal 1 and the intermediate signal 2 is input to the lower stage frequency division circuit 25 after the intermediate signal, is provided. The switching time count circuit 26 counts a predetermined amount of time after startup of the frequency division circuit, and switches the intermediate signal which is output from the selection circuit 24 from the intermediate signal 1 to the intermediate signal 2, after the predetermined amount of time passes. The intermediate signal 2 is not affected by noise such as static electricity from the monitor terminal in the same manner as the intermediate signal 1. Hence, according to the present invention, it is possible to provide a frequency division circuit which can prevent an abnormal operation.

As described above, an embodiment according to the invention is described in detail with reference to drawings, but a specific configuration thereof is not limited to this, and various layout modifications or the like can be made in the scope without departing from a spirit of the invention.

For example, in the description of the embodiment, the number of stages of the upper stage frequency division circuit 21 is set to eight, and the number of stages of the lower stage frequency division circuit 25 is set to seven, but the number of stages is not limited to this. In addition, the frequency division signal which is output from the frequency division circuit 12 is set as one signal, but may be set as multiple signals.

What is claimed is:

1. A frequency division circuit comprising:

a first frequency division circuit which divides a frequency of a reference signal that is generated by an oscillation circuit;

an input and output terminal from which an output signal of the first frequency division circuit is output to the outside;

a selection circuit which outputs one of a first intermediate signal that is one of a signal which is output to the input and output terminal and a signal which is input from the input and output terminal, and a second intermediate signal that is an output signal of the first frequency division circuit, as an intermediate signal;

a second frequency division circuit which divides a frequency of the intermediate signal; and

a switching time count circuit which counts a predetermined amount of time after startup of the frequency division circuit, and switches the intermediate signal that is output from the selection circuit from the first intermediate signal to the second intermediate signal, after the predetermined amount of time passes.

2. The frequency division circuit according to Claim 1,

wherein the second frequency division circuit includes a frequency divider group in which multiple frequency dividers are connected in series, each dividing a frequency of an input signal in half to output as an output signal, and

wherein the switching time count circuit counts the predetermined amount of time, based on an output signal of one of the frequency dividers of the frequency divider group.

3. The frequency division circuit according to Claim 1 or 2, wherein a frequency of a signal which is the first intermediate signal and is input from the input and output terminal, is higher than a frequency of the second intermediate signal.

4. A method of controlling a frequency division circuit including a first frequency division circuit which divides a frequency of a reference signal that is generated by an oscillation circuit; an input and output terminal from which an output signal of the first frequency division circuit is output to the outside; a selection circuit which outputs one of a first intermediate signal that is one of a signal which is output to the input and output terminal and a signal which is input from the input and output terminal, and a second intermediate signal that is an output signal of the first frequency division circuit, as an intermediate signal; a second frequency division circuit which divides a frequency of the intermediate signal; and a switching time count circuit, the method comprising:

causing the switching time count circuit to count a predetermined amount of time after startup of the frequency division circuit; and

causing the switching time count circuit to switch the intermediate signal that is output from the selection circuit from the first intermediate signal to the second intermediate signal, after the predetermined amount of time passes.

5. An analog electronic clock comprising:

the frequency division circuit according to any one of Claims 1 to 3;

a stepping motor which rotates hands of a clock;

a stepping motor drive circuit which outputs a motor drive pulse to the stepping motor; and

a control circuit which causes the motor drive pulse synchronous to a frequency division signal that is output from the frequency division circuit to output from the stepping motor drive circuit.

ABSTRACT OF THE DISCLOSURE

A frequency division circuit includes a first frequency division circuit which divides a frequency of a reference signal that is generated by an oscillation circuit; an input and output terminal from which an output signal of the first frequency division circuit is output to the outside; a selection circuit which outputs one of a first intermediate signal that is one of a signal which is output to the input and output terminal and a signal which is input from the input and output terminal, and a second intermediate signal that is an output signal of the first frequency division circuit, as an intermediate signal; a second frequency division circuit which divides a frequency of the intermediate signal; and a switching time count circuit which counts a predetermined amount of time after startup of the frequency division circuit, and switches the intermediate signal that is output from the selection circuit from the first intermediate signal to the second intermediate signal, after the predetermined amount of time passes.

Drawings

Fig. 1

MONITOR TERMINAL

11: OSCILLATION CIRCUIT

21: UPPER STAGE FREQUENCY DIVISION CIRCUIT

INTERMEDIATE SIGNAL 1

INTERMEDIATE SIGNAL 2

24: SELECTION CIRCUIT

INTERMEDIATE SIGNAL

25: LOWER STAGE FREQUENCY DIVISION CIRCUIT

SELECTION CONTROL SIGNAL

26: SWITCHING TIME COUNT CIRCUIT

FREQUENCY DIVISION SIGNAL

13: CONTROL CIRCUIT

14: STEPPING MOTOR DRIVE CIRCUIT

Fig. 4

MONITOR TERMINAL OUTPUT 128 Hz

MONITOR TERMINAL

Fig. 5

MONITOR TERMINAL INPUT 32768 Hz

MONITOR TERMINAL

Fig. 6

SYSTEM STARTUP

ST1: SET OUTPUT OF SELECTION CIRCUIT TO INTERMEDIATE SIGNAL 1

ST2: PERFORM SWITCHING TIME COUNT PROCESSING

ST3: DOES COUNTING REACH SWITCHING TIME ?

ST4: SET OUTPUT OF SELECTION CIRCUIT TO INTERMEDIATE SIGNAL 2

ST5: CONTINUE SYSTEM OPERATION BY INTERMEDIATE SIGNAL 2

END

Fig. 7

MONITOR TERMINAL INPUT 32768 Hz

COUNTING UP OF SWITCHING TIME

MONITOR TERMINAL

INTERMEDIATE SIGNAL 1

INTERMEDIATE SIGNAL 2

SELECTION CONTROL SIGNAL

INTERMEDIATE SIGNAL

Fig. 8

MONITOR TERMINAL

FREQUENCY DIVISION CIRCUIT

OSCILLATION CIRCUIT

UPPER STAGE FREQUENCY DIVISION CIRCUIT

INTERMEDIATE SIGNAL

LOWER STAGE FREQUENCY DIVISION CIRCUIT

CONTROL CIRCUIT

STEPPING MOTOR DRIVE CIRCUIT

Fig. 9

MONITOR TERMINAL

FREQUENCY DIVISION CIRCUIT

OSCILLATION CIRCUIT

UPPER STAGE FREQUENCY DIVISION CIRCUIT

INTERMEDIATE SIGNAL 1

INTERMEDIATE SIGNAL 2

SELECTION CIRCUIT

INTERMEDIATE SIGNAL

SELECTION CONTROL SIGNAL

LOWER STAGE FREQUENCY DIVISION CIRCUIT

CONTROL CIRCUIT

STEPPING MOTOR DRIVE CIRCUIT